Try another search here
Not your type of job? Try your own search. Ok, got it

Want to receive similar jobs about "Physical Design Engineer Jobs" by email?

Create an email notification

FiltersFilter search results

  • City
    • (569)
    • (264)
    • (223)
    • (195)
    • (183)
    • View more »
    • (183)
    • (179)
    • (174)
    • (162)
    • (156)
    • (145)
    • (129)
    • (123)
    • (105)
    • (101)
    • (86)
    • (85)
    • (82)
    • (68)
    • (65)
    • (63)
    • (59)
    • (55)
    • (54)
    • (43)
  • State
    • (1644)
    • (776)
    • (699)
    • (573)
    • (502)
    • View more »
    • (147)
    • (97)
    • (63)
    • (47)
    • (46)
    • (30)
    • (26)
    • (23)
    • (23)
    • (11)
    • (7)
    • (5)
    • (4)
    • (3)
    • (2)
    • (2)
    • (2)
  • Category
    • (2350)
    • (956)
    • (250)
    • (242)
    • (240)
    • View more »
    • (138)
    • (133)
    • (117)
    • (91)
    • (78)
    • (72)
    • (71)
    • (65)
    • (52)
    • (51)
    • (40)
    • (36)
    • (31)
    • (30)
    • (24)
    • (24)
    • (24)
    • (21)
    • (19)
    • (19)
    • (17)
    • (14)
    • (13)
    • (13)
    • (10)
    • (10)
    • (4)
    • (4)
    • (3)
    • (2)
    • (2)
    • (1)
    • (1)
  • Minimum Level of Studies
    • (4732)
    • (4726)
    • (995)
    • (896)
    • (896)
    • View more »
    • (896)
    • (896)
    • (896)
    • (896)
    • (896)
    • (896)
    • (896)
    • (896)
    • (896)
    • (896)
    • (896)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
    • (10)
  • Working Shift
    • (4729)
    • (1)
    • (1)
    • (1)
  • Posting period
    • (627)
    • (1109)
    • (1988)
    • (3553)
    • (4706)

4732 jobs found for Physical Design Engineer Jobs

Sort by:
  • Hands on experience with Implementation (PnR & Signoff) of multimillion gate SoC designs in cutting edge process technologies (40nm, 28nm, 16nm, 10nm) Lead all aspects of SoC Physical Design with strong expertise in the area of chip/partition floor-planning, design partition creation, budgeting B. Tech. / M. Tech. with 5-8 years of experience in Physical Design The candidate should be able to work with and lead a ...

  • Hands on experience with Implementation (PnR & Signoff) of multimillion gate SoC designs in cutting edge process technologies (40nm, 28nm, 16nm, 10nm) Lead all aspects of SoC Physical Design with strong expertise in the area of chip/partition floor-planning, design partition creation, budgeting B. Tech. / M. Tech. with 5-8 years of experience in Physical Design The candidate should be able to work with and lead a ...

  • Hands on experience with Implementation (PnR & Signoff) of multimillion gate SoC designs in cutting edge process technologies (40nm, 28nm, 16nm, 10nm) Lead all aspects of SoC Physical Design with strong expertise in the area of chip/partition floor-planning, design partition creation, budgeting B. Tech. / M. Tech. with 5-8 years of experience in Physical Design The candidate should be able to work with and lead a ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Independent planning and execution of Netlist-to-GDSII. Full exposure to all aspects of design flows like floor planning, placement, CTS, routing, crosstalk avoidance, physical verification. Should have good exposure to high frequency design convergence and exposure to physical design methodology ...

  • Fully hands on with PNR tools like ICC /Encounter. Familiarity with Memory Build in Self-Test RTL to GDS flow and automation is a big plus.Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs. Worked on ASIC P&R flow & successfully taped out at least one ASIC (Preferably using Cadence SoC Encounter Digital Implementation System) or ICC. Should be good in Floor ...

  • Fully hands on with PNR tools like ICC /Encounter. Familiarity with Memory Build in Self-Test RTL to GDS flow and automation is a big plus.Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs. Worked on ASIC P&R flow & successfully taped out at least one ASIC (Preferably using Cadence SoC Encounter Digital Implementation System) or ICC. Should be good in Floor ...

  • Fully hands on with PNR tools like ICC /Encounter. Familiarity with Memory Build in Self-Test RTL to GDS flow and automation is a big plus.Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs. Worked on ASIC P&R flow & successfully taped out at least one ASIC (Preferably using Cadence SoC Encounter Digital Implementation System) or ICC. Should be good in Floor ...

  • Fully hands on with PNR tools like ICC /Encounter. Familiarity with Memory Build in Self-Test RTL to GDS flow and automation is a big plus.Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs. Worked on ASIC P&R flow & successfully taped out at least one ASIC (Preferably using Cadence SoC Encounter Digital Implementation System) or ICC. Should be good in Floor ...

  • Fully hands on with PNR tools like ICC /Encounter. Familiarity with Memory Build in Self-Test RTL to GDS flow and automation is a big plus.Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs. Worked on ASIC P&R flow & successfully taped out at least one ASIC (Preferably using Cadence SoC Encounter Digital Implementation System) or ICC. Should be good in Floor ...

  • Fully hands on with PNR tools like ICC /Encounter. Familiarity with Memory Build in Self-Test RTL to GDS flow and automation is a big plus.Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs. Worked on ASIC P&R flow & successfully taped out at least one ASIC (Preferably using Cadence SoC Encounter Digital Implementation System) or ICC. Should be good in Floor ...

  • Fully hands on with PNR tools like ICC /Encounter. Familiarity with Memory Build in Self-Test RTL to GDS flow and automation is a big plus.Hands on experience in defining ICC/Synthesis constraints that meets timing closure needs. Worked on ASIC P&R flow & successfully taped out at least one ASIC (Preferably using Cadence SoC Encounter Digital Implementation System) or ICC. Should be good in Floor ...

Want to receive similar jobs about "Physical Design Engineer Jobs" by email?

Create an email notification
Go to Top