Try another search here
Not your type of job? Try your own search. Ok, got it

Want to receive similar jobs about "Asic Verification Staff Engineer Jobs" by email?

Create an email notification

FiltersFilter search results

  • City
    • (4)
    • (4)
    • (4)
    • (4)
    • (3)
    • View more »
    • (2)
    • (2)
    • (2)
    • (1)
    • (1)
    • (1)
    • (1)
    • (1)
    • (1)
    • (1)
    • (1)
  • State
    • (17)
    • (6)
    • (4)
    • (4)
    • (2)
  • Category
    • (19)
    • (5)
    • (5)
    • (2)
    • (1)
    • View more »
    • (1)
  • Minimum Level of Studies
    • (33)
    • (33)
    • (7)
    • (7)
    • (7)
    • View more »
    • (7)
    • (7)
    • (7)
    • (7)
    • (7)
    • (7)
    • (7)
    • (7)
    • (7)
    • (7)
    • (7)
  • Working Shift
    • (33)
  • Posting period
    • (1)
    • (1)
    • (16)
    • (28)
    • (33)

33 jobs found for Asic Verification Staff Engineer Jobs

Sort by:
  • 2-5 years of semiconductor experience. Good understanding of all aspects of chip development. Involved in more than one verification project from definition to tape out. Verification plan development. Building testbench components. Working knowledge of either PCIE or USB bus protocol. Desired

  • - IP Verification PCIe/SATA/USB , HighSpeed BUS - Develop and Review Test Plan based on design specification - Develop constrained-Random verification environment for complex DUT - Implement coverage matrix using cover point and assertion - Create and debug tests for UT - Resolve bugs with remote

  • - IP Verification PCIe/SATA/USB , HighSpeed BUS - Develop and Review Test Plan based on design specification - Develop constrained-Random verification environment for complex DUT - Implement coverage matrix using cover point and assertion - Create and debug tests for UT - Resolve bugs with remote

  • - IP Verification PCIe/SATA/USB , HighSpeed BUS - Develop and Review Test Plan based on design specification - Develop constrained-Random verification environment for complex DUT - Implement coverage matrix using cover point and assertion - Create and debug tests for UT - Resolve bugs with remote

  • - IP Verification PCIe/SATA/USB , HighSpeed BUS - Develop and Review Test Plan based on design specification - Develop constrained-Random verification environment for complex DUT - Implement coverage matrix using cover point and assertion - Create and debug tests for UT - Resolve bugs with remote

  • - IP Verification PCIe/SATA/USB , HighSpeed BUS - Develop and Review Test Plan based on design specification - Develop constrained-Random verification environment for complex DUT - Implement coverage matrix using cover point and assertion - Create and debug tests for UT - Resolve bugs with remote

  • 1. Experience on verification environment like SOC/ ASIC / FPGA / IP Verification 2. Verification environment setup 3. Verification experience using: Verilog, System Verilog 4. Work experience in methodologies like OVM, UVM 5. Verification experience at the chip level 6. Basic Analog and RF

  • 1. Experience on verification environment like SOC/ ASIC / FPGA / IP Verification 2. Verification environment setup 3. Verification experience using: Verilog, System Verilog 4. Work experience in methodologies like OVM, UVM 5. Verification experience at the chip level 6. Basic Analog and RF

  • 1. Experience on verification environment like SOC/ ASIC / FPGA / IP Verification 2. Verification environment setup 3. Verification experience using: Verilog, System Verilog 4. Work experience in methodologies like OVM, UVM 5. Verification experience at the chip level 6. Basic Analog and RF

  • 1. Experience on verification environment like SOC/ ASIC / FPGA / IP Verification 2. Verification environment setup 3. Verification experience using: Verilog, System Verilog 4. Work experience in methodologies like OVM, UVM 5. Verification experience at the chip level 6. Basic Analog and RF

  • 1. Experience on verification environment like SOC/ ASIC / FPGA / IP Verification 2. Verification environment setup 3. Verification experience using: Verilog, System Verilog 4. Work experience in methodologies like OVM, UVM 5. Verification experience at the chip level 6. Basic Analog and RF

  • interface skills and the ability to work under tight timelines excellent analytical skills good understanding of technical knowledge, engineering language, and acronyms must function self-sufficiently with little direct supervision

  • interface skills and the ability to work under tight timelines excellent analytical skills good understanding of technical knowledge, engineering language, and acronyms must function self-sufficiently with little direct supervision

  • interface skills and the ability to work under tight timelines excellent analytical skills good understanding of technical knowledge, engineering language, and acronyms must function self-sufficiently with little direct supervision

  • interface skills and the ability to work under tight timelines excellent analytical skills good understanding of technical knowledge, engineering language, and acronyms must function self-sufficiently with little direct supervision

  • interface skills and the ability to work under tight timelines excellent analytical skills good understanding of technical knowledge, engineering language, and acronyms must function self-sufficiently with little direct supervision

  • interface skills and the ability to work under tight timelines excellent analytical skills good understanding of technical knowledge, engineering language, and acronyms must function self-sufficiently with little direct supervision

  • interface skills and the ability to work under tight timelines excellent analytical skills good understanding of technical knowledge, engineering language, and acronyms must function self-sufficiently with little direct supervision

Want to receive similar jobs about "Asic Verification Staff Engineer Jobs" by email?

Create an email notification
Go to Top