Thanks for usingCareesma. Job Offer printed on the 16/11/2018.

Asic/soc/ip Verification Engineers

Vijayawada, Andhra Pradesh

UST Global

Job Description

- IP Verification /SoC verification/USB/GPIO
- Develop and Review Test Plan based on design specification
- Develop constrained-Random verification environment for complex DUT
- Implement coverage matrix using cover point and assertion
- Create and debug tests for UT
- Resolve bugs with remote designers
- Part of Serdes Technology Group in Programmable Platform Group
Requirement
- Hands on experience with System Verilog/UVM
- Bachelor/Masters Degree in Electrical/Electronics/Computer Engineering
- Strong understanding of verification process from test plan to coverage completion
- Strong communication and Analytical skills
- Understanding of HDL (Verilog, VHDL, SV)

Company Description

it is cmm level 5 company

Additional Information

Last updated:
29/08/2018
Job type:
Full time
Position type:
Permanent
Vacancies:
10
Minimum experience:
Between three and five years
Education:
Compulsory Education
Category:
Jobs in IT - Software Programming / Analysis
Go to Top