Try another search here
Not your type of job? Try your own search. Ok, got it

Want to receive similar jobs about "Design Verification Engineer" by email?

Alert me

FiltersFilter search results

  • City
    • (1312)
    • (976)
    • (739)
    • (498)
    • (302)
    • View more »
    • (269)
    • (206)
    • (176)
    • (167)
    • (166)
    • (91)
    • (56)
    • (43)
    • (39)
    • (39)
    • (35)
    • (30)
    • (26)
    • (26)
    • (24)
    • (23)
    • (22)
    • (20)
    • (19)
    • (17)
  • State
    • (2611)
    • (1138)
    • (1085)
    • (608)
    • (322)
    • View more »
    • (316)
    • (154)
    • (146)
    • (78)
    • (53)
    • (51)
    • (34)
    • (24)
    • (18)
    • (16)
    • (13)
    • (6)
    • (6)
    • (6)
    • (5)
    • (4)
    • (4)
    • (3)
    • (2)
    • (2)
    • (2)
    • (2)
    • (2)
    • (1)
    • (1)
  • Category
    • (2889)
    • (1517)
    • (425)
    • (407)
    • (209)
    • View more »
    • (188)
    • (151)
    • (143)
    • (93)
    • (76)
    • (67)
    • (60)
    • (59)
    • (50)
    • (46)
    • (38)
    • (36)
    • (29)
    • (27)
    • (27)
    • (24)
    • (23)
    • (20)
    • (19)
    • (19)
    • (18)
    • (18)
    • (12)
    • (6)
    • (4)
    • (4)
    • (2)
    • (2)
    • (1)
    • (1)
    • (1)
    • (1)
    • (1)
  • Minimum Level of Studies
    • (6713)
    • (6693)
    • (3899)
    • (3727)
    • (3727)
    • View more »
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3727)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
    • (3005)
  • Working Shift
    • (6704)
    • (9)
  • Posting period
    • (248)
    • (928)
    • (2242)
    • (3243)
    • (3762)
    • View more »
    • (4451)

6713 jobs found for Design Verification Engineer

Sort by:
  • job description � Looking for highly motivated individuals and ability to deal with ambiguity� Knowledge of considerations for performance, power and cost optimization is desirable� Ability to work in a team environment� Ability to work with external technology companies for combined development of SOCs

  • job description ?� Develop a UVM verification environment to verify the IP, subsystem and SOCs and UVM based scoreboard to verify the end to end data checking.� Assertions to check protocol design constraints.� Non-timing and Timing GLS simulations and UPF simulations in RTL and GLS ...

  • Using ICC or Innovus to fix DRCD/density/DFM/HV/LVS violations Expert in ICC2 or Innovus Familiar with Intel P1275.6 runset and design rules. Has Intel 14nm or 10nm experience and expertise. Proficient in ICC and ICC2 tools Proficient in running physical verification and able to using ICV

  • Using ICC or Innovus to fix DRCD/density/DFM/HV/LVS violations Expert in ICC2 or Innovus Familiar with Intel P1275.6 runset and design rules. Has Intel 14nm or 10nm experience and expertise. Proficient in ICC and ICC2 tools Proficient in running physical verification and able to using ICV

  • Using ICC or Innovus to fix DRCD/density/DFM/HV/LVS violations Expert in ICC2 or Innovus Familiar with Intel P1275.6 runset and design rules. Has Intel 14nm or 10nm experience and expertise. Proficient in ICC and ICC2 tools Proficient in running physical verification and able to using ICV

  • Using ICC or Innovus to fix DRCD/density/DFM/HV/LVS violations Expert in ICC2 or Innovus Familiar with Intel P1275.6 runset and design rules. Has Intel 14nm or 10nm experience and expertise. Proficient in ICC and ICC2 tools Proficient in running physical verification and able to using ICV

  • Using ICC or Innovus to fix DRCD/density/DFM/HV/LVS violations Expert in ICC2 or Innovus Familiar with Intel P1275.6 runset and design rules. Has Intel 14nm or 10nm experience and expertise. Proficient in ICC and ICC2 tools Proficient in running physical verification and able to using ICV

  • Simulations Support customers in integrating our products in their SoCs. Mentor/Lead a team of Junior Engineers Define and execute coverage-driven verification environment with Advanced Verification Methodologies. Verification plans Test cases and Coverage Modules Requirement: BTech/MTech in Electronics (ECE, ETE) Engineering Hands-on Experience in Digital Verification at Block level/System level /SoC ...

  • test plans design & develop verification environment components, write test cases, run simulations & regressions, debug test failures to identify test case issues & RTL design issues.Skills/knowledge in: 1 Digital design flow2 Proficient in C, C++/Verilog/VHDL/System Verilog & OVM or UVM3 Simulation &

  • performing SoC verification based on architectural/micro-architectural specification review and analysis followed with definition of verification requirements. Responsibilities: Candidates will be required to Work with other verification engineers, design engineers, micro-architects, integration experts ...

  • Design Engineer, you will be responsible for RTL integration at SoC, RTL quality checks and releases for the domain that you are specialized in.Having in-depth domain knowledge in one or more of the following areas is desired: Graphics, Media, Display, High speed peripherals, IO peripherals, DDR/Dunit ...

  • Create test plans for RTL validation, defining and running system simulation models, and finding and implementing corrective measures for failing RTL tests. Analyzes and uses results to modify testing. VLSI design and verification experienced with ASIC design flow, Verification of digital designs

  • Create test plans for RTL validation, defining and running system simulation models, and finding and implementing corrective measures for failing RTL tests. Analyzes and uses results to modify testing. VLSI design and verification experienced with ASIC design flow, Verification of digital designs

  • Relevant ASIC design/validation experience in front end processes including RTL development, functional and performance verification Expertise in verification of design blocks (IP) for system-on-chip (SoC) components , Expertise in system verilog and OVM/UVM. Develops preSilicon functional validation

  • verification experience using SystemVerilog and OVM/UVM* Strong understanding of engineering design principles* Proven track record in ASIC verification from environment development to tests development* Excellent written and verbal communication skillsJob Requirements:* BS in EE or Computer Science, Master's

  • verification experience using SystemVerilog and OVM/UVM* Strong understanding of engineering design principles* Proven track record in ASIC verification from environment development to tests development* Excellent written and verbal communication skillsJob Requirements:* BS in EE or Computer Science, Master's

  • verification experience using SystemVerilog and OVM/UVM* Strong understanding of engineering design principles* Proven track record in ASIC verification from environment development to tests development* Excellent written and verbal communication skillsJob Requirements:* BS in EE or Computer Science, Master's

  • verification experience using SystemVerilog and OVM/UVM* Strong understanding of engineering design principles* Proven track record in ASIC verification from environment development to tests development* Excellent written and verbal communication skillsJob Requirements:* BS in EE or Computer Science, Master's

Want to receive similar jobs about "Design Verification Engineer" by email?

Alert me
Go to Top